Analysis and Design of Robust Multi-Gb/s Clock and Data Recovery Circuits