Comprehensive variation-aware aging simulator for logic timing and SRAM stability