Harnessing Large Language Models Towards More Accessible Hardware Accelerator Design