Address Space Translation for FPGA Accelerated Simulators