Implementation and Benchmarking of Padding Units and HMAC for SHA-3 Candidates in FPGAs and ASICs