Techniques for enabling in-system observation-based debug of high-level synthesis circuits on FPGAs