FPGA implementation of impedance-compensated phase-locked loop